Abstract-Continuing CMOS performance scaling requires developing MOSFETs of high-mobility semiconductors and InGaAs is a strong candidate for n-channel. InGaAs MOSFETs, however, suffer from high densities of border traps, and their origin and impact on device characteristics are poorly understood at present. In this paper, the border traps in nMOSFETs with an In 0.53 Ga 0.47 As channel and Al 2 O 3 gate oxide are investigated using the discharging-based energy profiling technique. By analyzing the trap energy distributions after charging under different gate biases, two types of border traps together with their energy distributions are identified. Their different dependences on temperature and charging time support that they have different physical origins. The impact of channel thickness on them is also discussed. Identifying and understanding these different types of border traps can assist in the future process optimization. Moreover, border trap study can yield crucial information for long-term reliability modeling and device timeto-failure projection.
I. INTRODUCTION

I
NTERNATIONAL technology roadmap for semiconductors predicts a power supply of 0.72 V will be needed for transistors in high-performance logic applications in 2018 [1] . To address this, attention is turning to the use of highmobility channel materials, such as InGaAs and Ge for n-and p-MOSFETs, respectively. The development of InGaAs devices has made encouraging progresses in recent years: high intrinsic electron mobility of 3000 cm 2 /V · s has been demonstrated by several groups [2] , [3] . With Al 2 O 3 as gate oxide, a low interface-state density (e.g., 2 × 10 11 cm −2 eV −1 [4] ) and a subthreshold swing of 75mV/decade [2] were obtained. However, intolerable number of border traps are found in the oxide, resulting in I -V hysteresis and C-V frequency (e-mail: z.ji@ljmu.ac.uk; x.zhang2@2013.ljmu.ac.uk; r.gao@2013.ljmu.ac.uk; m.duan@ljmu.ac.uk; j.f.zhang@ljmu.ac.uk; w.zhang@ljmu.ac.uk).
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Digital Object Identifier 10.1109/TED.2015.2475604 dispersion [5] . These border traps further cause severe positive bias temperature instability (PBTI) issue in the long term, shorten the devices' lifetime to an unacceptable level, and therefore, impede the practical use of such devices [6] at the current status. Conventionally, the border traps are investigated using the multifrequency charge pumping (CP) technique [7] . Unlike bulk-Si FETs, devices with an InGaAs channel are usually grown on insulating substrate, and thus, only have three terminals, making the CP impossible to be applied. To overcome this difficulty, a number of drain-current-based methods are proposed, such as those based on noise [8] - [10] and pulsed I d -V g measurements [11] . The noise-related techniques, such as time dependent defect spectrum method [10] , extract trap information from the steps of drain current due to individual defects' detrapping [8] . The pulsed I d -V g method investigates the drain current response to gate pulses. The actransconductance method [12] extracts the traps' energy and spatial location from the frequency dependence of transconductance, which is attributed to charge trapping as modulated by an ac gate voltage. The trap spectroscopy by charge injection and sensing technique [13] has been proposed to extract the energy distribution of border traps based on charging under the assumption that the charging process takes place through elastic tunneling, which does not apply to III-V devices, as we will show in this paper.
In this paper, the border traps will be investigated using our recently proposed discharging-based energy profile technique [14] . By analyzing the trap energy distribution after charging at different V g levels, two different types of border traps are identified. They have dramatic different dependences on the charging time and temperature, strongly supporting that they are of different origins.
The paper is organized as follows: in Section II, the test samples as well as the details of test procedure will be introduced. In Section III, the technique for energy distribution extraction is first explained. It is then used to analyze the border traps. Two different types of traps are clearly separated. To further justify their separation, their charging time and temperature dependences are investigated. The channel thickness dependence is also discussed by the end of this section. Finally, Section IV concludes this paper.
II. DEVICES AND EXPERIMENTAL DETAILS
A. Devices
The nMOFETs with n-type channel are used in this paper. The devices received a (NH 4 ) 2 S treatment prior to the gate 0018-9383 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. oxide deposition. The gate oxide is a 10-nm atomic layer deposition (ALD) Al 2 O 3 with a trimethylaluminum (TMA) initial surface cleaning. ALD Al 2 O 3 on InGaAs using TMA as the precursor has been reported to effectively reduce As and Ga oxides through an interfacial self-cleaning reaction process and can yield a good quality interface [15] . Forming gas anneal at 370°C was performed on the finished devices. The detailed fabrication process flow, the cross section of the device, and the TEM micrograph of the gate-stack can be found in [2] .
B. Experimental Procedure
The discharging-based energy profiling technique [14] is used in this paper to investigate the border traps. The test sequence is shown in Fig. 1(a) . V g is first raised to a certain charging level V g,ch for a prespecified time to fill the traps.
V g was then lowered to V g,disch1 and the degradation is monitored against discharge time until its change becomes negligible (e.g., <2 mV). Once discharge under V g,disch1 is completed, V g was further reduced to V g,disch2 and the same procedure is followed. Full I d -V g measurement is taken at the pulse edge with a speed of 3 μs, as marked as thick red lines in Fig. 1 (a) [16] , [17] . V th is evaluated using a constantcurrent method with the level around fresh V th,0 [18] . When V g,disch is higher than V th,0 , I d -V g sweeps negatively from ON toward OFF, i.e., from V g,disch to V th,0 − 0.5 V. However, to capture the trap energy location both within and beyond the InGaAs bandgap, V g,disch eventually becomes lower than V th,0 , and therefore, the direction of pulse needs to be reversed and I d -V g will sweep positively from OFF toward ON, i.e., from
A typical measurement result is shown in Fig. 1 (b). After charging under V g,ch for 1 ks, V g is then lowered down to each V g,disch level for 200 s. Under each V g,disch , the discharging reaches saturation quickly after several seconds and will become almost a flat line up to 200 s. In order to check the impact of discharge time, the device was first charged under V g,ch for 1 ks, and then discharged until 10 ks under each V g,disch . Fig. 1(c) shows that further increasing the discharging time to 10 ks will only introduce an extra discharging of 5 ∼ 6 mV. This indicates that the trap discharging at a given discharge voltage is dominated by its energy level. In the rest of this paper, the discharge time of 1 s is used for each V g,disch .
III. BORDER TRAPS IN III-V DEVICES
A. Energy Distribution Extraction
To obtain the trap energy distribution, V th after completing discharging under each V g,disch [the last point of each trace in Fig. 1(b) ] is first converted to the effective charge density, N ot , which is the equivalent charge density by assuming all charges being at the interface. It is calculated based on the charge-sheet model with the equation: N ot = (C ox * V th )/q, where q is the elementary charge and C ox is the oxide capacitance. The typical N ot is plotted against V g,disch and shown in Fig. 2(a) . The next step is to convert V g = V g,disch to the corresponding energy level denoted by E f with respect to E c of the InGaAs at the surface, E f -E c , as shown in Fig. 2(b) . This requires the relationship between V g and E f . This relationship can be obtained by simulating with 1-D Schrödinger-Poisson solver [19] . The result is given in Fig. 2(c) . It should be noted that the horizontal axis of Fig. 2(c) is V g − V th and V th = V th,0 + V th varies during discharging. Fig. 2(d) shows the extracted trap energy distribution by plotting N ot against E f − E c . It is worth noting that the contribution of the interface states will be the same under all V g,disch , since the Fermi level at sensing condition is kept constant. Therefore, if new interface states are generated, they would induce only a parallel upshift of the extracted N ot distribution, as observed in Si devices [14] , [20] . However, Fig. 2(d) shows that complete discharging can be achieved (i.e., V th = 0 V at the end of the discharging sequences), indicating that the interface state generation is negligible during the test and that the extracted energy distribution represents solely the border traps. 
B. Separation of Two Types of Border Traps
Following the procedure described in Fig. 2 , the trap energy distributions are extracted under different V g,ch values. The result is shown in Fig. 3(b) and the distributions for several high and low V g,ch levels are zoomed-in in Fig. 3(a) and (c), respectively. For filling Type-A under relatively low V g,ch , N ot is found to increase with surface potential and their relation is independent of V g,ch , as shown in Fig. 3(c) . There are two possible explanations: 1) more traps at higher energy become accessible under higher surface potential and/or 2) more traps deeper into the dielectric become accessible [21] . These traps have the same energy level for their ground and charged states, as shown in Fig. 4(a) . In the rest of the paper, this type of trap will be referred to as the Type-A traps.
However, as shown in Fig. 3(b) , when V g,ch further increases, it is found that the trap distribution starts to deviate. With higher V g,ch , more charged traps can be observed under the same E f − E c . As enlarged in Fig. 3(a) , this difference is a constant when E f − E c is close to the charging level and then gradually diminishes when E f approaches to E c . This cannot be explained by the Type-A traps, which predict the same N ot under the same E f − E c regardless of V g,ch . Therefore, there must exist another type of trap.
It is known that there exist traps that can change their energy level after capturing an electron due to the change of their orbital configurations [22] . In the rest of this paper, these traps are called the Type-B traps. The schematic energy diagram is shown in Fig. 4(b) . Once these traps are charged, their energy levels will be shifted downward, and therefore, they become too low to be discharged when E f is close Fig. 4 . Illustration of charging (a) Type-A and (b) Type-B traps. After charging at E f , Type-A traps will not change the energy level while Type-B traps drop from the ground states to the charged states at lower energy level. Simulation results [22] show that the oxygen vacancy may be the candidate for Type-B traps in which V to the charging level. These traps start to discharge when E f further lowers down. Once they are fully discharged, the discharging traps overlap each other, as shown in Fig. 3(b) . According to the ab-initial calculation [22] [22] . As a result, it is expected that all the charged Type-B traps will not discharge when E f is close to their charging levels. This explains the parallel shift of two consecutive discharging trace as observed in Fig. 3(a) and the observed discharging in this region is only from the Type-A traps, therefore.
One simple method can be applied to separate these two types of traps by exploiting the parallel region of the distributions extracted for two consecutive V g,ch levels, as shown in Fig. 5(a) : starting with the distribution trace at the lowest V g,ch in which only Type-A traps are involved, the discharging trace under the next charging level, V g,ch + V g,ch , is shifted down to align these two curves within the region of 0.1 eV from the charging level. Following this procedure up to the highest V g,ch , the distribution of Type-A traps can be extracted. Type-B traps can be extracted by subtracting Type-A traps from the total. The extracted Type-A and Type-B traps are shown in Figs. 5(b) and 6, respectively.
It is worth noting that the extracted distribution of Type-B traps, shown in Fig. 6(b) , represents the charged state of such type of traps (i.e., switching traps) because the discharging traces used for the extraction are recorded after charging under certain V g,ch [as shown in Fig. 6(a) ]. More traps are switched when higher V g,ch is applied and these switched traps are mainly above the E c of InGaAs. Although the ground state of the Type-B traps is electrically neutral, their energy Fig. 3(b) . (b) Type-B defects extracted from the same set of data shown in Fig. 3(b) . distribution can also be obtained. Under each V g,ch , the Type-B traps with their ground states below E(V g,ch ) can be charged: i.e., E(V g,ch ) is the energy level for the ground state. The total Type-B traps, N ot , charged under this E(V g,ch ) can be estimated from the flat region of the relevant discharging trace, as shown in Fig. 6(b) . By plotting N ot against E(V g,ch ), the energy distribution for the ground state of the Type-B traps is obtained, as shown in Fig. 7(a) . Type-A traps are also shown for comparison. The result shows that the Type-A traps spread within and beyond the bandgap of InGaAs, while Type-B traps are mainly beyond the bandgap. By differentiating N ot against E f − E c , the trap density per eV, D ot , is obtained in Fig. 7(b) . Type-A traps have a peak ∼0.4 eV above E c of InGaAs, while Type-B traps increase monotonically with higher ground levels.
C. Impact of Charging Time
The charging time dependence of the Type-A and Type-B traps are shown in Fig. 8 . The number of charged Type-A traps does not increase for longer charging time, indicating that all the preexisting Type-A traps can be quickly filled to saturation. On the contrary, the number of charged Type-B traps increases with charging time. Compared with higher E f − E c , the Type-B traps under low E f − E c increases relatively slow. One speculation is because the channel electrons closer to E c of the InGaAs are relatively less, and therefore, the Type-B traps in this region take longer time to get charged.
D. Impact of Temperature
The impact of temperature is also checked in this section. The Type-A traps will not switch their energy levels after charging and it is expected that their charging should be independent of the temperature [23] . On the contrary, the Type-B traps can switch their energy levels after charging. If their trapping process can be described by the lattice relaxation multiphonon emission model, it is expected that their capture times reduce with higher temperature, and therefore, a strong temperature dependence in trapping can be observed [24] . Following the same extraction method, the energy distribution for the Type-A and Type-B traps is obtained under three temperatures in Fig. 9(a) and (b), respectively. As expected, the energy distribution for the Type-A traps is independent of temperature in Fig. 9(a) . The distributions of the Type-B traps in Fig. 9(b) have a strong temperature dependence: for a fixed charging time, more traps are charged at higher temperatures due to the phonon-assisted charging process. The different dependences on temperature and charging time support that there exist two different types of traps with different physical origins.
E. Impact of Channel thickness
The impact of channel thickness on these two types of traps is given in Fig. 10 . Both the traps are sensitive to the InGaAs channel thickness. More charged traps are observed for a thinner channel layer. This is unlikely caused by a poor interface for a thinner channel device, since similar subthreshold swing values are found [2] for different channel thicknesses. The following reasons are likely to cause this thickness dependence: 1) the channel carriers get closer to the interface for thinner channels and the local electrical field can increase leading to higher trapping and 2) the quantization effect can be enhanced in the thinner channels, as corroborated by device simulations [2] . Enhanced quantization can populate higher energy levels, making the channel electrons energetically favorable for charging traps. This leads to larger PBTI in a thinner channel [25] and might jeopardize the use of thin channels, although the thinner channels could yield improved subthreshold swing [26] and reduced OFF-current for better L G scalability [27] . The III-V material has the potential to meet the high driving current/low V dd requirement in the future. For successful introduction of InGaAs devices in real production, a stable high-k gate-stack is equally important as optimizing transport properties of III-V channels, warranting further research and development.
Both the Type-A and Type-B traps must be suppressed. One potential solution is to reduce defect density through process optimization [28] . For example, it has been reported that the border traps can be suppressed through various passivation methods, such as (NH 4 ) 2 S passivation and forming gas annealing [29] . Another possible solution is to use different high-k layers, which have a much narrower energy distribution of defect levels centered at shallower energy level in order to provide sufficient carrier-defect energy decoupling [25] .
IV. CONCLUSION
We investigated the border traps in InGaAs nMOSFETs with Al 2 O 3 gate oxide and different channel thicknesses using the discharging-based energy profiling technique. By analyzing the extracted trap energy distribution, two different types of border traps are identified. The Type-A traps do not change their energy level after charging, while Type-B traps will switch to a lower energy level after charging. Their different dependences on charging time and temperature strongly suggest that they have different physical origins. The number of charged traps of both the types is found to increase when the InGaAs channel becomes thinner. This is due to the enhanced quantization effect increasing the channel Fermi level, and therefore, making more defect levels thermodynamically favorable for trapping channel electrons. This effect jeopardizes the use of thin channels for improved L G scalability. Distinguishing these two different types of border traps is useful for process optimization.
